



## Rail-To-Rail Low Power Buffer Amplifier LCD

*Depak Mishra\* and Dr. Archana Sharma\*\**

*\*\*Research Scholar, Department of Electronics and Communication Engineering,  
TIT, Bhopal, (Madhya Pradesh), INDIA*

*\*\*Professor, Department of Electronics and Communication Engineering,  
TIT, Bhopal, (Madhya Pradesh), INDIA*

*(Corresponding author: Depak Mishra)*

*(Received 09 November, 2015 Accepted 02 January, 2016)*

*(Published by Research Trend, Website: [www.researchtrend.net](http://www.researchtrend.net))*

**ABSTRACT:** A high-speed buffer amplifier topology for liquid crystal display driver is proposed. The proposed architecture contains a RAIL TO RAIL common input range, and to output driving stage which is suitable for large and small size liquid crystal display compensation capacitor and resistance are used to enhance the settling time and slew rate of the buffer amplifier an experimental prototype is shown here which is implemented in a .35  $\mu\text{m}$  CMOS technology which draws only 8  $\mu\text{m}$  static current and provide a settling time of 2.8  $\mu\text{s}$  and rising and 3  $\mu\text{s}$  during four the act area for the design of the buffer is 49 \*60  $\mu\text{m}$  With power supply of 3.3 it with stand with 1000 pF load capacitance.

### I. INTRODUCTION

With increasing demand of high-speed high quality liquid crystal display and market in recent years we have to match with these requirements to fulfill the market demand and LCD driver generally contains shift registers, input register's, data latch, level shifter, digital to analog converter, Pre-Emphasis, and analog buffers the output buffer amplifier is strongly affects the speed, resolution, voltage swing and power dissipation [1,3,4,7]. For each pixel we need a buffer amplifier so as the number of pixel increases the number of buffers to drive to drive the panel increases, nowadays battery operated portable devices are used to increase the performance and to extend the battery life we need low-power high-speed buffer amplifier.

LCD output buffer amplifier are realized by operational amplifier in unity gain configuration generally RAIL TO RAIL operational amplifiers are used to get full output swing RAIL TO RAIL operation amplifiers are consist of complimentary differential amplifiers at first stage and a summing current source at second is stage with generally known as folded cascoded architecture then the output is stage which are this work in class B and class AB.[5,6,9,12,13].

### II. RAIL TO RAIL OPERATION

Operational amplifiers are the back bone for many analog circuit designs. It is used in numerous applications such as amplifiers and filters. The operational amplifier can be used in two basic

configurations: inverting and non-inverting. These configurations place different requirements on the common-mode input range. The required range varies from almost zero to a full rail to rail. The differential amplifier is used as the input stage for operational amplifiers. The problem is that it will behave as a differential amplifier only over a limited range of common-mode input. Therefore, to make the operational amplifier versatile, its input stage should work for rail to rail common-mode input range. The most common method to achieve this range is to use a complementary differential amplifier at the input stage. This method uses an n-type and a p-type differential pairs simultaneously. Although the method achieves a rail to rail common-mode input operation, it introduces suboptimal operational amplifiers. This is due to the non-constant transconductance (gm) of the complementary differential amplifier. However, there are methods that keep gm variations small over the entire input common mode range [4,5,14,15].

### III. THE INPUT STAGE

The input stage of every op-amp is a differential amplifier. In CMOS technology the differential amplifier can be realized using a PMOS or NMOS differential pair. There are several tradeoffs that determine which differential pair to use. One criterion that is considered in making the choice is the common mode input range.

To analyze the common mode input range of the NMOS differential input stage, a simplified diagram will be used as shown in Fig.1. Several modifications are made to the simple differential pair in actual implementation such as active loads and cascodes, however this is sufficient for the purpose of illustration. The range extends from the positive supply to  $(V_{gs, n} + V_{Dsat, b})$  above the negative supply. This minimum voltage is needed to keep the NMOS differential pair and the tail current source in saturation [5,6].

A similar analysis can be carried out for the PMOS differential pair shown in Fig. 2. The range extends from  $V_{gs,n} + V_{Dsat,b}$  below the positive supply to the negative supply. This minimum voltage is needed to keep the PMOS differential pair and the tail current source in saturation.




Fig 1. NMOS Differential Pair Common Mode Input Range.




Fig. 2. PMOS Differential Pair Common Mode Input Range.

The simple differential pair cannot meet the rail to rail common mode input requirement. A possible solution to the problem is to use both NMOS and PMOS differential pairs simultaneously. The resulting compound differential pair is called the complementary differential pair and is shown in Figure 3. For low common mode input, the PMOS differential pair is in saturation and NMOS is off. For high common mode input, the NMOS differential pair is in saturation and PMOS is off. Therefore, the total effect is that the complementary differential pair is always working and the rail to rail common mode input requirement is met.




Fig 3. Complementary Differential Pair Common Mode Input Range.

IV. ANALYSIS OF COMPLEMENTARY INPUT STAGE USING DC SHIFTING CIRCUIT TO CHANGE THE INPUT DC LEVEL TO GET CONSTANT Gm

Rail-to-Rail Input Stage, Structure Fig. 4





Fig. 4.




**Fig. 4.** Transconductance shifting using bias current (DC shifting).


We may notice that there is an overlap between  $g_{mN}$  and  $g_{mP}$ , so in the middle of the common mode voltage, the transconductance is doubled.

How about shift one of the  $g_{mN}$  and  $g_{mP}$  curve? And let the transition regions of  $g_{mN}$  and  $g_{mP}$  come together, so that the total transconductance will be nearly constant among the common mode input range.

Level shift can be implemented by common source voltage follower. We can change the shift level by altering the bias current  $I_b$ . Overall schematic with folded cascode structure for DC level shifting fig 5 [18-20].



**Fig. 5.** Rail to Rail folded cascode structure of DC level shifting.



**Fig. 6.** Schematic of proposed buffer amplifier.

**V. PROPOSED BUFFER DRIVING SCHEME**

Generally introducing zero in transfer function of buffer amplifier using phase compensation register and output it makes the buffer stable but the slew rate is limited as due to small slew rate the settling time for large capacitive load will increased, means we have to suffer to achieve high-speed. A typical two stage operational amplifier requires compensation for the stability some buffer amplifier's takes the output node as the dominant to achieve the stability without Miller capacitance[3,6] however charge conservation technique is commonly

used in some LCD driver to reduce the dynamic power dissipation.

**VI. ZERO COMPENSATION TECHNIQUE**

Zero compensation technique is generally used to get the dominant pole in buffer amplifier figure 7 shows a buffer amplifier with zero compensation. And fig 8 shows the configuration of proposed buffer amplifier using zero compensation technique. Fig 6 shows the schematic of proposed buffer amplifier.




Fig. 7. Zero compensation buffer amplifier.




Fig 8. configuration of proposed driving method of buffer.




Fig. 9. Frequency response of buffer amplifier with dominant pole.

In figure 9 solid line shows frequency characteristic before compensation and dotted line after compensation, As dominant pole P1 shifted towards origin as with increasing load capacitance means gain bandwidth will decrease it also makes system unstable and degrade phase margin, for proper operation of buffer for high speed phase margin should be in between  $70^\circ$  to  $45^\circ$  generally they prefer  $60^\circ$  phase margin for high speed low-power buffer amplifier design here using " $R_C C_L$ " introduces required phase margin, it introduce a zero in transfer function.

$$Z_c = \frac{-1}{R_C C_L}$$

This is called as zero compensation technique for large phase margin, it is generally used when we does not use them Miller capacitor in between differential amplifier and output is stage of differentiated amplifier. The value of zero located to left the most of unity gain bandwidth to the college RGB

$$\zeta = R_C \sqrt{C_L}$$

For  $70^\circ$  phase and margin  $\zeta \geq 1$  and amplifier is stable, for  $< .6$ the phase margin is approximately given as I moved to women in

$$PM = 100 \times \zeta \text{ and settling time} = \frac{4}{\zeta \omega_n}$$

To get large phase margin  $R_C$  should be large but we can't increase the resistance  $R_C$ , so much as it decreases the settling time, so there is compromise in between phase margin and settling time to get optimum phase margin.

As to account large capacitive load we have to increase the biasing current but it will increase the power loss in buffer amplifier, to solve on the issue to account the large capacitive load current dynamic current sensing technique is used to provide extra biasing current only during transition of input signal with the help of voltage divider method the current sensing technique sense the falling and rising edge according to that it provide the extra biasing current.

### VII. ANALYSIS OF SLEW RATE

In reality the output of the amplifier circuit deviate when input amplitude increases, because the transconductance, conductance and parasitic capacitance depends upon the current flowing in the MOS transistors, and this current does not always the constant it changes when we apply input signal to differential stage, the push-pull stage is generally used as an output stage it is consist of two complementary common source transistors, PMOS and NMOS [13,14].




Fig. 10. Large signal equivalent circuit of output is stage for falling and rising edge.

These two transistors are used to charge and discharge the capacitive load. As shown in fig 10.

The output response for rising edge is expressed as:

$$V_{out} = (V_F - V_I) \left[ 1 - e^{(-t/\tau_p)} \right] + V_I$$

Where  $V_F$  and  $V_I$  are the initial and final output voltage and time response is given as:

$$\tau_p = [(R_{p20} + R_C // R_{pM01})] \cdot C_L$$

The positive slew rate is calculated as:

$$\left| \frac{dV_{out}}{dt} \right|_{t=t_1} = \left( \frac{V_F - V_I}{\tau_p} \right) \left[ -e^{(-t_1/\tau_p)} \right]$$

Similarly the output response at falling is expressed as:

$$V_{out} = V_F - (V_F - V_I) \left[ -e^{(-t/\tau_n)} \right] \quad \text{where}$$

$$\tau_n = [(R_{p17} + R_C // R_{pM02})] \cdot C_L$$

Negative slew rate can be calculated as:

$$\left| \frac{dV_{out}}{dt} \right|_{t=t_1} = \left( \frac{V_I - V_F}{\tau_n} \right) \left[ -e^{(-t_1/\tau_n)} \right]$$

As from the above expressions damping factor depends upon transconductance  $g_{m1}$ , and the resistance of MOS using the push-pull output is stage depends upon the current flowing and push-pull stage. With the use of dynamic bias sensor, we increase the biasing current during the transition phase of input. This results in increase of transconductance  $g_{m1}$  and decreasing output resistance of push-pull stage during charging and discharging with load capacitance, as the settling time depends upon damping factor and natural frequency both. These parameters increase with increasing transconductance of  $g_{m1}$  where  $g_{m1}$  is the transconductance of differential stage, this results in decreasing the settling time. The response of buffer amplifier increases with the use of dynamic bias sensor.

### VIII. DESIGN PARAMETERS OF RAIL-RAIL OPERATIONAL AMPLIFIER

process	.35 $\mu\text{m}$	CMOS
technology	3.3 V	
Power supply	20 k	
Load resistance	1000 pF	
Load capacitance	1mW	
power dissipation	60 db	
DC gain	1 MH	
Gain bandwidth product	70°	
Phase margin	5 V/ $\mu\text{s}$	
Slew rate	0-3.3 V	
Output voltage swing	0-3.3 V	
input common mode range		
Output stage	Class B	




Fig. 11. Simulation result for step response.




Fig. 12. Simulation result for triangular response.

### IX. COMPARISON TABLE




Fig. 13 Block diagram for Frequency response.

	Ref.[20]	Ref.[3]	Ref.[4]	Ref.[1]	This work is
CMOS technology	.6 $\mu\text{m}$	.6 $\mu\text{m}$	.6 $\mu\text{m}$	.5 $\mu\text{m}$	.35 $\mu\text{m}$
Supply voltage	5 V	5 V	5 V	5 V	.33 V
Max load capacitor	680 pF	170 pF	30 pF	1000 pF	1000 pF
Quiescent current	30 $\mu\text{A}$	5 $\mu\text{A}$	8.2 $\mu\text{A}$	32 $\mu\text{A}$	8 $\mu\text{A}$
Power	150 $\mu\text{W}$	75 $\mu\text{W}$	150 $\mu\text{W}$	160 $\mu\text{W}$	66 $\mu\text{W}$
Settling time	1.2 $\mu\text{s}$	9.6 $\mu\text{s}$	8.2 $\mu\text{s}$	.7 $\mu\text{s}$	3.2 $\mu\text{s}$
Input-output range [V]	.15/4 V	.15/4.8 V	.5/4.5 V	0/5 V	0/3.2 V
In/out range	77%	93%	80%	100%	97%
Slew rate	–	–	–	–	7 V / $\mu\text{s}$
Active area [ $\mu\text{m}^2$ ]	N/A	N/A	N/A	73 $\times$ 91	50 $\times$ 60




Fig. 14. Simulation result of Input common mode range.




Fig. 15. Layout diagram of rail to rail differential amplifier.

## X. CONCLUSION

Self biased high-speed low-power rail to rail buffer amplifier for LCD is proposed work under class B operation which is suitable for small and large size LCD panel, the Zero compensation is used to enhance the slew rate and settling time the compensation resistor value should be optimized to get the optimal value of slew rate and phase margin, as with large value of compensation resistor we get adequate phase margin but it will increase settling time and vice versa. A prototype of this buffer is implemented on .35  $\mu\text{m}$  CMOS technology it draws only is 8  $\mu\text{A}$  static current. The buffer draws little static current but has a large driving capability during transition phase, full swing is obtained by RAIL TO RAIL operational amplifier and enlarge driving capability is obtained by the use of two comparators. The buffer is 3  $\mu\text{s}$  of rising settling time and 3.2  $\mu\text{s}$  of falling settling time, the active area occupied by the buffer is approximately 3600  $\mu\text{m}^2$ . The performance of the proposed buffer is compared with previous buffer it is superior in power consumption, low static current and small settling time.

## REFERENCES

- [1] Alfio Dario Grasso, *Member, IEEE*, Davide Marano, Fermin Esparza-Alfaro, Antonio J. Lopez-Martin, *Senior Member, IEEE*, Gaetano Palumbo, *Fellow, IEEE*, "Self-Biased Dual-Path Push-Pull Output Buffer Amplifier for LCD Column Drivers" *IEEE transactions on circuits and systems—i: regular papers*, vol. **61**, no. 3, march 2014.
- [2] D. J. R. Cristaldi, S. Pennisi, and F. Pulvirenti, *Liquid Crystal Display Drivers: Techniques and Circuits*. New York: Springer, 2009.
- [3] M.-C. Weng and J.-C. Wu, "A compact low-power Rail-to-Rail class-B buffer for LCD column driver," *IEICE Trans. Electron.*, vol. **E85-C**, no. 8, pp. 1659–1663, Aug. 2002.
- [4] T. Itakura and H. Minamizaki, "A two-gain-stage amplifier without an on-chip Miller capacitor in an LCD driver IC," *IEICE Trans. Fundam.*, vol. **E85-A**, no. 8, pp. 1913–1920, Aug. 2002.
- [5] C.-W. Lu, "High-speed driving scheme and compact high-speed low-power Rail-to-Rail class-B buffer amplifier for LCD applications," *IEEE J. Solid-State Circuits*, vol. **39**, pp. 1938–1947, Nov. 2004.
- [6] C.-W. Lu, C.-M. Hsiao, and P.-Y. Yin, "Voltage selector ad a linearityenhanced DAC-embedded op-amp for LCD column driver ICs," *IEEE J. Solid-State Circuits*, vol. **48**, pp. 1475–1486, Jun. 2013.
- [7] J. Ramirez-Angulo, A. Torralba, R. G. Carvajal, and J. Tombs, "Low-voltage CMOS operational amplifiers with wide input-output swing based on a novel scheme," *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. **47**, no. 5, pp. 772–774, May 2000.

- [8] S. Karthikeyan, S. Mortezaipour, A. Tammineedi, and E. K. F. Lee, "Low-voltage analog circuit design based on biased inverting opamp configuration," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. **47**, no. 3, pp. 176–184, Mar. 2000.
- [9] G. A. Rincon-Mora and R. Stair, "A low-voltage, rail-to-rail, class-AB CMOS amplifier with high drive and low output impedance characteristics," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. **48**, no. 8, pp. 753–761, Aug. 2001.
- [10] K. J. de Langen and J. H. Huijsing, "Compact low-voltage power-efficient operational amplifier cells for VLSI," *IEEE J. Solid-State Circuits*, vol. **33**, no. 10, pp. 1482–1496, Oct. 1998.
- [11] A. Torralba, R. G. Carvajal, J. Ramirez-Angulo, J. Tombs, and J. Galan, "Class AB output stages for low voltage CMOS opamps with accurate quiescent current control by means of dynamic biasing," in *Proc. IEEE ICECS'01*, Sep. 2001, vol. **2**, pp. 967–970.
- [12] F. You, S. H. K. Embabi, and E. Sánchez-Sinencio, "Low-voltage class AB buffers with quiescent current control," *IEEE J. Solid-State Circuits*, vol. **33**, no. 6, pp. 915–920, Jun. 1998.
- [13] G. Palmisano and G. Palumbo, "Very efficient CMOS low-voltage output stage," *Electron. Lett.*, vol. **31**, no. 21, pp. 1830–1831, Oct. 1995.
- [14] T. Stockstad and H. Yoshizawa, "A 0.9-V 0.5-A rail-to-rail CMOS operational amplifier," *IEEE J. Solid-State Circuits*, vol. **37**, no. 3, pp. 286–292, Mar. 2002.
- [15] W. Aloisi, G. Giustolisi, and G. Palumbo, "A 1-V CMOS output stage with excellent linearity," *Electron. Lett.*, vol. **38**, no. 22, pp. 1299–1300, Oct. 2002.
- [16] R. van Dongen and V. Rikkink, "A 1.5 V class AB CMOS buffer amplifier for driving low-resistance loads," *IEEE J. Solid-State Circuits*, vol. **30**, no. 12, pp. 1333–1338, Dec. 1995.
- [17] G. Palumbo, "1.2V CMOS output stage with improved drive capability," *Electron. Lett.*, vol. **35**, no. 5, pp. 358–359, Mar. 1999.
- [18] G. Palmisano, G. Palumbo, and R. Salerno, "A 1.5-V high drive capability CMOS Op-Amp," *IEEE J. Solid-State Circuits*, vol. **34**, no. 2, pp. 248–252, Feb. 1999.
- [19] P.-C. Yu and J.-C. Wu, "A class-B output buffer for flat-panel-display column driver," *IEEE J. Solid-State Circuits*, vol. **34**, pp. 116–119, Jan. 1999.
- [20] C.-W. Lu and C. L. Lee, "A low-power high-speed class-AB buffer amplifier for flat-panel-display application," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. **10**, pp. 163–168, Apr. 2002.
- [21] C.-W. Lu and P. H. Xiao, "A high-speed low-power Rail-to-Rail buffer amplifier for LCD application," in *Proc. CCECE*, Dec. 2006, pp. 709–712.
- [22] J.H. Wang, J.C. Qiu, H.Y. Zheng, C.H. Tsai, C.Y. Wang, C.C. Lee, and C.-T. Chang, "A compact low-power high slew-rate Rail-to-Rail class-AB buffer amplifier for LCD driver ICs," in *Proc. EDSSC*, Dec. 2007, pp. 397–400.
- [23] W.J. Huang, S. Nagayasu, and S.-I. Liu, "A Rail-to-Rail class-B buffer with DC level-shifting current mirror and distributed Miller compensation for LCD column drivers," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. **58**, no. 8, pp. 1761–1772, Aug. 2011.
- [24] D. Marano, G. Palumbo, and S. Pennisi, "Low-power high-speed Rail-to-Rail LCD output buffer with dual-path push-pull operation and quiescent current control," *Analog Integr. Circuits Signal Process.*, vol. **65**, no. 2, pp. 289–298, Sep. 2010.
- [25] W. Aloisi, G. Giustolisi, and G. Palumbo, "Design and comparison of very low-voltage CMOS output stages," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. **52**, no. 8, pp. 1545–1556, Aug. 2005.