



Design and Implementation of Low Leakage SRAM Architectures using CMOS VLSI Circuits in Different Technology Environment

*M. Saraswati**, *Dr. K. Srinivasa Rao*** and *Dr. D. Sreenivasa Rao****

** Associate Prof. & HOD, Government Engineering College Raichur, Karnataka*

*** Professor Department of Electronics & Communication Engineering, TRR College of Engineering, Hyderabad*

**** Professor, Department of Electronics & Communication Engineering, JNTU, Hyderabad*

(Corresponding author: M. Saraswati)

(Received 28 September, 2016 Accepted 29 October, 2016)

(Published by Research Trend, Website: www.researchtrend.net)

ABSTRACT: There is a demand for portable devices like mobiles and laptops etc. and their long battery life. For high integrity CMOS VLSI circuit design in deep submicron regime, feature size is reduced according to the improved technology. Reduced feature size devices need low power for their operation. Reduced power supply, reduces the threshold voltage of the device. Low threshold devices have improved performance but sub-threshold leakage current dominates in such a deep submicron regime. Reducing this leakage is a major challenge for CMOS VLSI circuit designers. Many leakage reduction techniques evolved to minimize this leakage. In this paper, we designed a basic one-bit SRAM cell using sleepy-keeper combined leakage reduction technique in three different technology environments like 120nm, 90nm and 65 nm. Apart from one-bit SRAM cell, we also designed 64-bit SRAM architecture in above three technology environments. We are using Microwind software tool for simulation purpose. We are measuring and comparing the leakage power dissipation in different environments. We observed that improvement in the technology reduces the sub-threshold leakage current and hence leakage power dissipation.

Key-words: Sub-threshold leakage, Deep submicron regime, SRAM Architecture, 120nm, 90nm and 65nm technology environment.

I. INTRODUCTION

Designing of high integrity CMOS VLSI circuits used in almost all portable devices are recommended everywhere. Battery life of such portable devices is to be improved by minimizing the leakage current. To achieve the demand of high integrity ICs, supply voltage should be scaled down. Reduction of supply voltage reduces the threshold voltage of the device. This reduced threshold voltage improves the circuit performance with higher leakage power dissipation. Designing of high integrity circuits with reduced leakage is a challenge for designers.

Memory elements are the critical components in both the high performance processors and portable devices. As a result SRAM consumes most of the power of the system. This becomes a major issue and low power SRAM designs with high performance are in demand in modern VLSI circuit designs. Attention has to be given to reduce the leakage of power in the SRAM cell, in order to improve system power efficiency, performance, reliability and overall costs.

As we move into deep submicron technology, scaling of

the transistor threshold voltage sharply increases the sub-threshold leakage current through a transistor when it is off. Low threshold voltage also results in increased sub-threshold leakage current because transistors cannot be turned off completely. For these reasons, static power consumption, i.e., leakage power dissipation, has become a significant portion of total power consumption. There are several CMOS VLSI techniques to reduce this leakage power. Each leakage reduction technique has its own merits and demerits. In this paper, we designed a basic one-bit SRAM cell using sleepy-keeper combined leakage reduction technique in three different technology environments like 120nm, 90nm and 65 nm. Apart from one-bit SRAM cell, we also designed 64-bit SRAM architecture in above three technology environments. We are using Microwind software tool for simulation purpose. We are measuring and comparing the leakage power dissipation in different environments. We observed that improvement in the technology reduces the sub-threshold leakage current and hence leakage power dissipation.

Proposed Work Details

1) Basic one-bit SRAM Cell




Fig.1. Basic one-bit SRAM Cell using 120nm,90nm and 65nm.

Fig. 1 is a schematic of Basic one-bit SRAM Cell in which we can store one-bit data either '0' or '1'.




Fig. 2. Layout of Fig. 1

Fig. 2 shows the layout diagram of basic one-bit SRAM Cell




Fig. 3. I/O Timing Diagram of Fig. 2.

Fig. 3 shows the input and output voltage diagrams for the above layout diagram and it also gives the power dissipation of basic one-bit SRAM Cell in 120nm technology Environment.

Fig. 4 shows the basic one-bit SRAM Cell using sleepy with keeper leakage reduction technique in 120nm, 90nm and 65nm technology Environment.

According to forecast Technology parameters, supply voltage V_{DD} for 120nm, 90nm and 65nm technology is taken as 1.2V, 1.0V and 0.9V respectively. Similarly channel length has to be taken as $0.12\mu\text{m}$, $0.09\mu\text{m}$ and $0.065\mu\text{m}$ for 120nm, 90nm and 65nm respectively in all the cases.




Fig. 4. Basic one-bit SRAM Cell using sleepy-keeper technique in 120nm, 90nm and 65nm technology.




Fig. 5. Layout Diagram of Fig. 5




Fig. 6. Input output Diagram for Fig. 6.

It has 2 pull up PMOS and 2 NMOS pull down transistors as two cross coupled inverters and one NMOS access transistor to access the SRAM cell during Read and Write operations [4]. Both the bit lines (BL and BLB) are used to transfer the data during the read and write operations in a differential manner. To have better noise margin, the data signal and its inverse is provided to BL and BLb respectively. The data is stored as two stable states, at storing points VR and VL, and denoted as 0 and 1.

II. SRAM ARCHITECTURE

A 64-bit SRAM Architecture is shown in Fig. 3. The SRAM array consists of rows and columns of bit cells. For small memory, it is possible to place a word of data in a row; however, in large memories because of space limitation, it is necessary to arrange several words of data in each row. Cells of each column share the same bit-lines. Before the read access, the bit-lines are pre-charged to a known value by the pre-charge circuits (not shown in the figure). The row decoders are used to select a row in the array.




Fig. 7. 64- Bit SRAM Architecture for 120nm,90nm and 65nm Technology.




Fig. 8. Layout diagram for 90nm 64- bit SRAM

Depending on the mode of operation, storage cells in the row are connected the common bit-lines and either the stored data in the cell is read by sense amplifiers or overwritten by the write circuits. For larger memories, multiple blocks of the same array are used such that an extra address generator called block address decoder is required.




Fig. 9. I/O Timing diagram of 90nm SRAM showing power dissipation.

III. SIMULATION RESULTS

MICROWIND software is used for this approach to analyse the leakage power dissipation at 120nm technology for a power supply (V_{DD}) of 1.2V and channel length (L) will be of $0.12\mu\text{m}$, 90nm technology for a power supply (V_{DD}) of 1.0V and channel length (L) will be of 1.0V and for 65nm technology for a power supply (V_{DD}) of 0.9V and channel length (L) will be of 0.9V.

A SRAM Architecture are simulated at the above said 3-technologies for a given power supply. After analysing the results in terms of static power consumption, we conclude that technology improvement reduces the leakage power dissipation. All schematics are designed and simulated using Microwind EDA tool for a SRAM Cell Array in different approaches using Empirical Level-3 MOS Model and AdvacnedBSIM4 MOS model with 120nm, 90nm and 65nm technologies. Performance characteristic such as static or Leakage power dissipation and Leakage Current is observed using conventional SRAM Cell and 64-bit SRAM Architecture at a temperature of 27°C and a Supply voltage, V_{DD} of 1.2V, 1.0V and 0.9V. This static power was measured for 50 ns time interval.

Table 1: Comparison of Leakage Power dissipation and Leakage Current for conventional SRAM Cell and SRAM Architectures for 8-bit in 120nm, 90nm and 65nm technologies at V_{DD} is 1.2, 1.0, 0.9 and Channel Length of 0.12 μ m, 0.09 μ m and 0.065 μ m is shown in this table.

Different SRAM Architectures	Technology (nm) and PS- V_{DD} (V)	Static Power dissipation (μ w)	Leakage Current (μ A)
Basic one-bit SRAM Cell	120; 1.2	4.413	3.677
	90; 1.0	2.100	2.100
	65; 0.9	1.622	1.802
Basic one-bit SRAM Cell with Sleepy-Keeper Technique	120; 1.2	0.965	0.804
	90; 1.0	0.669	0.669
	65; 0.9	0.535	0.594
64-bit SRAM Array	120; 1.2	3.103	2.585
	90; 1.0	2.099	2.099
	65; 0.9	1.381	1.534

CONCLUSION

Performance characteristic such as low leakage power dissipation of a SRAM Architecture is designed and simulated using Microwind software tool in various technologies. In deep submicron regime or in Nanometer CMOS technology, sub-threshold leakage power is dominant over dynamic power consumption, and thus handling leakage power is a great challenge. In this paper, we proposed a various SRAM Architectures in different environments like 120nm, 90nm and 65nm technologies. It is observed that reduced in technology reduces the leakage power dissipation and Leakage current. In similar manner we design the complex SRAM Arrays in accordance with the demand of memory. Using different leakage reduction techniques, even by using multithreshold devices at different nanotechnologies one can design required apps and get the better performance with minimum leakage power dissipation.

REFERENCES

- [1] International Technology Roadmap for Semiconductors (ITRS-05), <http://www.itrs.net/Links/2005ITRS/Design2005.pdf>.
- [2] Sengupta D., ResveSaleh, "Generalized Power-Delay Metrics in Deep Submicron CMOS Designs", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, **26**, 183-189, (2007).
- [3] Chatterjee A., "An Investigation of the Impact of Technology Scaling on Power Wasted as Short-circuit Current in Low Voltage Static CMOS Circuits", Proceedings of the International Symposium on Low Power Electronics and Design, 145-150, (1996).
- [4] Chandrakasan A., Bowhll W. J., Fox F., "Design of High-Performance Microprocessor Circuits", IEEE Press, (2001).
- [5] Deepesubramanyan B.S., Nunez A., "Analysis of Subthreshold Leakage Reduction in CMOS Digital Circuits", Proceedings of the 13th NASA Symposium on VLSI Design, Post Falls, Idaho, USA, June 5-6, 1-8, (2007).
- [6] Saraswati M, K SrinivasaRao, D SrinivasaRao, "A Novel Approach for Low leakage, High performance Universal Gate Implementation in Deep Submicron Regime Using subthreshold Leakage Control Techniques" IJERT, ICESMART-2015, pp. 379-384.
- [7] M. Powell, S.H. Yang, B. Falsafi, K. Roy and T. N. Vijaykumar, "Gated-Vdd: A Circuit Technique to Reduce Leakage in Deep submicron Cache Memories," International Symposium on Low Power Electronics and Design, July 2000, pp. 90-95.

- [8] Y. Taur, T.H. Ning, "Fundamentals of Modern VLSI Devices", Cambridge University Press, New York, 1998.
- [9] Z. Chen, M. Johnson, L. Wei and K. Roy, "Estimation of Standby Leakage Power in CMOS Circuits Considering Accurate Modeling of Transistor Stacks," International Symposium on Low Power Electronics and Design, pp. 239-244, 1998.
- [10] K.-S. Min, H. Kawaguchi and T. Sakurai, "Zigzag Super Cutoff CMOS (ZSCCMOS) Block Activation with Self-Adaptive Voltage Level Controller: An Alternative to Clock-gating Scheme in Leakage Dominant Era," IEEE International Solid-State Circuits Conference, pp. 400-401, 2003.
- [11] Se Hun Kim, Vincent J. Mooney III, "Sleepy Keeper: a New Approach to Low-leakage Power VLSI Design"
- [12] K. Roy, S.Mukhopadhyay, H. Mahmoodi-meimand, "Leakage tolerant mechanisms and leakage reduction techniques in deep-submicron CMOS circuits", Proceedings of the IEEE 91 (2003), pp. 305-327.
- [13] Kawaguchi, H., Nose, K., and Sakurai, T. "A Super Cut-Off CMOS (SCCMOS) Scheme for 0.5-V Supply Voltage with Pico ampere Stand-By Current," IEEE Journal of Solid State Circuits vol.35,n.10, October 2000, pp.1498-1501.
- [14] Park, J. C., and Mooney III, V. J. "Sleepy Stack Leakage Reduction," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on 14, Nov 2006, pp.1250-1263.
- [15] Manish Kumar, Md. Anwar Hussain, Sajal K Paul. "Performance of a Two input NAND Gate using sub-threshold leakage control Techniques" Journal of Electronic Devices, Vol. 14, 2012 pp. 1161 -1169.
- [16] Ankish Handa, Paanshul Dobriyal, Geetanjali Sharma, "A Novel High Performance Low power universal Gate implementation in subthreshold region," IJCA. Vol. 87, No. 12, February 2014.
- [17] Ajay Kumar Dadoria, KavitaKhare, "A Novel Approach for Leakage power reduction Techniques in 65 nm Technologies," IJVLSICS, Vol. 5, No.3, June 2014.
- [18] HinaMalviya, SudhaNayar, C M Roy, "A New Approach for Leakage Power reduction Techniques in deep submicron Technologies in CMOS Circuit for VLSI Applications," IJARCSSE, Vol. 3, Issue 5, May 2013.
- [19] SonamRathore, Vijay Yadav, Rita Jain, "A Brief Review of SRAM Architecture with Various Low leakage Power Reduction Technique in Recent CMOS Circuit" Volume 3, Issue I, January 2015.
- [20] AtluriJhansi Rani, K Harikishore, Fazal Noor Basha, VGSanthiSwaroop, VeeraRaju, "Designing and Analysis of 8 Bit SRAM Cell with Low Subthreshold Leakage Power" Vol. 2, Issue 3, May-June 2012, pp. 733-741.
- [21] D HariharaSantosh, Lagudu Ramesh Naidu, "IP-SRAM Architecture at deep Submicron CMOS Technology – a Low Power Design" Vol. 2, Issue 8, Aug 2013, pp. 3554-3565.
- [22] PetluruVenkataRamasandeep, M. Vinay Kumar, "Design and Development of 4 Bit SRAM Architecture by using Static Power Reduction Techniques" Vol. 19, Issue 22, Sept 2015, pp. 2041-2050.
- [23] V.G. Santhi Swaroop, B. Murali Krishna, M. Vijaya Bhaskar, B. Raghu kanth, V. Saipraveen, "Design of Low Power 8 Bit SRAM Architecture using Leakage feedback with Stack & Sleep Stack with Keeper" Vol. 2, Issue 2, March 2012, pp. 192-201.